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Magic state distillation is one of the lead-
ing candidates for implementing universal fault-
tolerant logical gates. However, the distilla-
tion circuits themselves are not fault-tolerant,
so there is additional cost to first implement
encoded Clifford gates with negligible error.
In this paper we present a scheme to fault-
tolerantly and directly prepare magic states us-
ing flag qubits. One of these schemes requires
only three ancilla qubits, even with noisy Clif-
ford gates. We compare the physical qubit and
gate cost of our scheme to the magic state dis-
tillation protocol of Meier, Eastin, and Knill
(MEK), which is efficient and uses a small sta-
bilizer circuit. For low enough noise rates, we
show that in some regimes the overhead can be
improved by several orders of magnitude com-
pared to the MEK scheme which uses Clifford
operations encoded in the codes considered in
this work.
1 Introduction
Certain algorithms can be implemented efficiently on
quantum computers, whereas the best known classi-
cal algorithms require superpolynomial resources [1, 2].
At present, however, quantum devices are dramatically
noisier then their classical counterparts. For all but the
shortest depth quantum computations to succeed with
high probability, operations will need to be performed
with very low failure rates. Fault-tolerant quantum er-
ror correction provides one way to achieve the desired
logical failure rates.
A straightforward way to implement fault-tolerant
logical gates is to use transversal operations. However
by the Eastin-Knill theorem, for any error correcting
code, there will always be at least one gate in a universal
gate set which cannot be implemented fault-tolerantly
using transversal operations [3]. In recent years, many
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proposals for fault-tolerant universal gate constructions
have been introduced [4–9]. One of the earliest pro-
posals, known as magic state distillation, uses resource
states that, along with stabilizer operations, can simu-
late a non-Clifford operation [10, 11]. These resource
states are called magic states since they can also be dis-
tilled using stabilizer operations. Despite considerable
effort in alternative schemes, magic state distillation re-
mains a leading candidate for universal fault-tolerant
quantum computation.
Recently, very efficient distillation protocols have
been developed which require substantially fewer re-
source states to achieve a desired target error rate of
the magic state being distilled [12–15]. When studying
magic state distillation protocols, it is often assumed
that all Clifford operations can be implemented per-
fectly and that only the resource states can introduce
errors into the protocol. However, with current quan-
tum devices, two qubit gates are amongst the noisiest
components of the circuits. In practice, Clifford gates
with very low failure rates can be achieved by perform-
ing encoded versions of the gates in large enough er-
ror correcting codes, such that the failure rates of the
Clifford operations are negligible compared to the non-
Clifford components of the circuit. However the over-
head cost associated with performing magic state dis-
tillation with encoded Clifford operations is often not
considered (there are exceptions such as [16–19]). If the
overhead cost of encoded Clifford operations is taken
into account, it is not clear that magic state distillation
schemes which minimize the resource state cost would
achieve the lowest overhead when used in a quantum
algorithm.
Recently, new schemes using flag qubits have been
introduced to implement error correction protocols us-
ing the minimal number of ancilla qubits to measure the
codes stabilizer generators [20–25]. The idea behind flag
error correction is to use extra ancilla qubits which flag
when v ≤ t faults result in a data qubit error of weight
greater then v (here t = b(d− 1)/2c where d is the dis-
tance of the code). The flag information can then be
used in addition to the error syndrome to deduce the
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data qubit error.
In this paper, we propose a new scheme to fault-
tolerantly prepare magic states which requires a min-
imal amount of extra ancilla qubits (in our case only
one extra qubit). In particular, we consider a full cir-
cuit level noise model (which includes noisy Clifford op-
erations) where gates can be applied between any pair
of qubits. In this model, we compare the overhead cost
of our scheme to a magic state distillation scheme in-
troduced by Meier, Eastin and Knill (MEK), due to its
efficiency and small circuit size [26]. Using the same en-
coded Clifford operations in both schemes, we show that
in some regimes the qubit and gate overhead cost of our
scheme can be smaller by several orders of magnitude as
compared to the MEK scheme. We note that currently,
state of-the-art surface-code-based magic state distil-
lation schemes are given in [27, 28]. Furthermore, an
efficient state injection scheme using the surface code is
given in [29]. The surface-code-based magic state distil-
lation schemes have been shown to achieve logical error
rates of 10−11 for physical error rates of 10−3 and can
thus tolerate larger physical error rates than the scheme
proposed in this work. On the other hand, in low noise
rate regimes (10−5 ≤ p ≤ 10−4), we show that the qubit
and gate overhead cost of our scheme is lower compared
to distance-three surface code implementations of magic
state distillation. For larger distances, a more thorough
analysis of surface code implementations of magic state
distillation for error rates mentioned above is required
to determine if our scheme has a smaller overhead. The
scheme we numerically analyze in this work does re-
quire code concatenation for distances d > 3 and thus
requires non-local connectivity1. However, the goal of
this work is not solely to outperform the surface code,
but instead to provide alternative magic state prepara-
tion schemes with low overhead. Indeed the proposed
scheme in this work could be accessible to near term
ion trap based architectures which could be amongst
the first experiments to demonstrate the fault-tolerant
implementation of logical non-Clifford gates.
We point out that a fault-tolerant magic state prepa-
ration scheme was previously considered by Aliferis,
Gottesman and Preskill (AGP) in [30]. However, the
scheme proposed by AGP requires the preparation and
verification of large cat state ancillas to perform the
logical measurements. Furthermore, Steane error cor-
rection, which requires a large number of extra ancilla
qubits, was used for the error correction circuits. Our
scheme does not require the preparation of large ancilla
states, uses smaller error correction circuits, and has an
improved threshold compared to the scheme proposed
1In addition we show how our scheme can be extended to
higher distance color codes, but these are not numerically an-
alyzed in this work.
by AGP.
The paper is structured as follows. In Section 2 we
introduce the basic notation and noise model that we
used throughout the remainder of the manuscript. In
Section 3 we describe our scheme for fault-tolerantly
preparing magic states. We provide both an error de-
tecting and and correcting scheme. Proofs of fault-
tolerance are given in Appendix A. In Section 4 we
briefly review the MEK magic state distillation scheme
and in Section 5 we compare the qubit and gate over-
head costs of both schemes. Details of the overhead and
numerical analysis are provided in Appendices C to E.
2 Basic notation and noise model
We define P(1)n to be the n-qubit Pauli group (i.e. n-
fold tensor products of the identity I and the three Pauli
matrices X, Y, and Z and all scalar multiples of them
by ±1 and ±i). The Clifford group is defined by P(2)n =
{U : ∀P ∈ P(1)n , UPU† ∈ P(1)n } and is generated by the
single qubit Hadamard, Y
(
pi
2
)
= e−ipi4 Y gates
H = 1√
2
(
1 1
1 −1
)
, and Y
(pi
2
)
= 1√
2
(
1 −1
1 1
)
,
(1)
as well as Z(pi2 ) = e−i
pi
4 Z and the two-qubit CNOT gate
(which we write as CX) with
CX |a〉|b〉 = |a〉|a⊕ b〉, (2)
where |a〉 and |b〉 are computational basis states. In
general, a controlled-U gate is
CU =
1
2(I + Z)⊗ I +
1
2(I − Z)⊗ U. (3)
Figure 1: Circuit for simulating a T gate using an |H〉 state
along with Y
(
pi
2
)
and CY gates and a measurement in the
Y -basis. The Y
(
pi
2
)
gate is only applied if the measurement
outcome is +1. The black rectangular box represents an idle
location. The circuit for simulating T † is obtained by replacing
Y
(
pi
2
)
with Y
(
− pi2
)
and applying this gate if the measurement
outcome is −1.
The state
|H〉 = cos pi8 |0〉+ sin
pi
8 |1〉 = T |0〉, (4)
Accepted in Quantum 2019-05-14, click title to verify 2
is the +1 eigenstate of the Hadamard operator and
T = e−ipiY8 =
(
cos pi8 − sin pi8
sin pi8 cos
pi
8
)
(5)
does not belong to the Clifford group2. We also write
| −H〉 = Y |H〉 (6)
as the −1 eigenstate of the Hadamard operator.
The |H〉 state is an example of a magic state. Magic
states can be distilled to produce reliable states from a
larger number of noisy copies using only stabilizer op-
erations [11]. The reliable magic states can be used,
together with stabilizer operations, as resource states
for universal quantum computation. In particular, as
shown in Fig. 1, the |H〉 state, along with Y
(
pi
2
)
, CY ,
and a measurement in the Y -basis, can be used to simu-
late a T gate. Note that some schemes choose to distill
the state
|Api
4
〉 ≡ 1√
2
(|0〉+ eipi4 |1〉) = eipi8HS†|H〉, (7)
which is equivalent to the |H〉 state up to products of
Clifford gates. For instance, see the |Api
4
〉 distillation
scheme in [11].
Throughout this paper, we will use the following
circuit-level noise model in all simulations:
1. With probability p, each single-qubit gate location
is followed by a Pauli error drawn uniformly and
independently from {X,Y, Z}.
2. With probability p, each two-qubit gate is followed
by a two-qubit Pauli error drawn uniformly and
independently from {I,X, Y, Z}⊗2 \ {I ⊗ I}.
3. With probability 2p3 , the preparation of the |0〉
state is replaced by |1〉 = X|0〉. Similarly, with
probability 2p3 , the preparation of the |+〉 state is
replaced by |−〉 = Z|+〉.
4. With probability p, the preparation of the |H〉 state
is replaced by P |H〉 where P is a Pauli error drawn
uniformly and independently from {X,Y, Z}.
5. With probability 2p3 , any single qubit measurement
has its outcome flipped.
6. Lastly, with probability p/100, each idle gate loca-
tion is followed by a Pauli error drawn uniformly
and independently from {X,Y, Z}.
2Note that some references define the T gate as T =
eipi/4√
2
(
1 1
i −i
)
which is a Clifford gate, while others define
T = diag(1, eipi/4) which is non-Clifford but Clifford-equivalent
to the gate we have defined as T .
Our assumption of p/100 idle error is valid for sys-
tems whose gate errors are far from the limits set by
coherence times. For example, trapped ion experiments
have coherence times T2 = 2T1 on the order of 1 − 10
seconds with gate times on the order of 10µs. This sug-
gests idle error probabilities of 10−5 to 10−6, while two
qubit gate infidelities are on the order of 10−3 to 10−4
[31, 32]. On the other hand, the assumption may not
hold in systems such as superconducting qubits, whose
gates currently achieve infidelities near the coherence
limit [33]. Regardless, the concrete schemes we ana-
lyze all use the same underlying quantum code family
and Clifford gate implementations, so we expect com-
parisons between them to be robust.
In the following sections, all Clifford gates and re-
source states will be encoded in the Steane code (see
Section 3) which, paired with flag qubits, will allow
us to obtain encoded magic states with low overhead.
The code distance will be increased through code con-
catenation. Since the encoded version of the gates and
states are implemented in a fault-tolerant way, the fail-
ure probability for each logical fault E of a gate G at a
physical error rate p resulting from the malignant event
mal(1)E (where the superscript denotes the level of con-
catenation) can be upper bounded as
Pr[mal(1)E |G, p] ≤
LG∑
k=d d2 e
c(k)pk ≡ Γ(1)G , (8)
where c(k) denotes the number of weight-k errors which
can lead to a logical fault and LG is the total number of
circuit locations in the logical gate G. At the first con-
catenation level, we performed Monte-Carlo simulations
with the above noise model to estimate the coefficients
c(k) for each logical gate and encoded states.
As was shown in [34–36], Eq. (8) can be generalized
to the level-l concatenation level where each physical
gate is replaced by its level-(l − 1) Rec3 (see [30] for
more details). The error rate at the l-th concatenation
level can be bounded as
Pr[mal(l)E |G, p] ≤
LG∑
k=d d2 e
c(k)
(
Γ(l−1)G
)k
≡ Γ(l)G . (9)
In other words, to estimate the logical failure rate of
a level-l gate, the probability of failure for all physi-
cal gates G in our level-l simulation will be replaced by
3Rectangles (Rec’s) are encoded gates with trailing error cor-
rection units. Extended rectangles, which are encoded gates with
leading and trailing error correction units, are abbreviated as
exRec’s.
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(a)
(b)
Figure 2: (a) Non-destructive measurement of the Hadamard
operator. (b) The CH gate can be decomposed into the gates
T , CZ and T †. As was shown in Fig. 1, the T gates can be
simulated using only Clifford gates and an |H〉 resource state.
Pr[mal(l−1)E |G, p] obtained from a level-(l − 1) Monte-
Carlo simulation. For the physical error rates we con-
sider, higher order terms are found to be relatively
small, so we only estimate the leading order terms.
More details can be found in [34–36].
3 Preparing magic states in the Steane
code
One way to measure the Hadamard operator using only
Clifford gates and an |H〉 resource state is shown in
Fig. 2. To obtain resource states with high-fidelity
(which is required for universal quantum computation),
one method is to encode them into an error detecting
or error correcting code and perform several rounds of
state-distillation. If the physical error rate is below
some threshold (which depends on the codes and dis-
tillation routine), the error rate can be exponentially
suppressed with the number of distillation rounds. An-
other, more direct method, is to fault-tolerantly prepare
resource states in a large distance error correcting code.
The distance is chosen to obtain the desired logical error
suppression. In particular, in the presence of noisy Clif-
ford gates, distillation routines require encoded Clifford
operations which can substantially increase the qubit
and gate overhead of the routine. We now show how to
fault-tolerantly prepare an |H〉 state using the Steane
code and flag-qubits in order to achieve a lower gate and
qubit overhead. We will compare the overhead require-
ments of our methods with that of the Meier-Eastin-
Knill (MEK) distillation routine [26]. A review of the
MEK distillation routine is given in Section 4.
The Steane code is a [[7, 1, 3]] CSS (Calderbank-Shor-
Steane) code [37, 38] with stabilizer generators and log-
ical operators given in Table 1. The Steane code has
[[7, 1, 3]] Steane code [[4, 2, 2]] code
g1 = XIXIXIX g1 = XXXX
g2 = IIIXXXX g2 = ZZZZ
g3 = IXXIIXX
g4 = ZIZIZIZ
g5 = IIIZZZZ
g6 = IZZIIZZ
X = X⊗7 X1 = XXII, X2 = XIIX
Z = Z⊗7 Z1 = ZIIZ, Z2 = ZZII
Table 1: Stabilizer generators and logical operators of the
[[7, 1, 3]] Steane code and the [[4, 2, 2]] error detecting code.
the property that all Clifford gates can be implemented
transversally. In particular, the logical Hadamard op-
erator is given by H = H⊗7. The fault-tolerant prepa-
ration of an encoded |Api
4
〉 (see Eq. (7)) state has been
previously analyzed in [30]. However, Steane error cor-
rection (not to confuse with the Steane code) was used
for the EC units and cat states were fault-tolerantly
prepared in order to measure T¯ X¯T¯ † 4. The high cost
for preparing cat states and implementing Steane EC’s
results in a large qubit overhead.
Instead of using Steane-EC circuits, in this work we
consider an EC circuit recently introduced by Reichardt
[25] for measuring the stabilizers of the Steane code with
low circuit-depth and which requires only three ancilla
qubits (see Fig. 3). The small qubit overhead is achieved
with the use of flag qubits which can detect events where
errors from a single fault spread to an X or Z error of
weight greater than one on the data. The fault-tolerant
properties of the circuit are discussed in Appendix A.1.
Flag-qubits can also be used to fault-tolerantly mea-
sure the logical Hadamard operator with only one extra
ancilla qubit (and thus do not require the fault-tolerant
preparation of cat states). In an error detection scheme,
where the |H〉 state is rejected if errors are detected,
the circuit in Fig. 5a can be used to measure the log-
ical Hadamard operator. If a fault results in an X or
Z data qubit error of weight greater than one, the flag
qubit (ancilla prepared in the |0〉 state) will be mea-
sured as −1 and the |H〉 state will be rejected. The
full error detecting scheme is shown in Fig. 5b 5. Note
that our scheme uses only 10-qubits and is shown to be
fault-tolerant in Appendix A.2.
Error detection schemes have extra overhead arising
4Note that the T gates considered in this paper are Clifford-
equivalent to the T gates considered in [30]
5In both Fig. 5a and Fig. 5b, the controlled Hadamard gates
are implemented as shown in Fig. 2 and for concatenation levels
greater than one, the T gates are implemented as in Fig. 1. See
Appendix C for more details.
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Figure 3: Fault-tolerant error correction circuit introduced by Reichardt [25] for measuring the stabilizers of the [[7, 1, 3]] Steane
code. The ancilla qubits act as flag qubits that flag if a single fault results in a data-qubit error of weight greater than one.
Figure 4: Non-fault-tolerant circuit for preparing a logical |H〉
state encoded in the [[7, 1, 3]] Steane code. We label this circuit
by |H〉nf. If there are no faults then |H〉nf = T |0〉.
from starting the process anew when a state is rejected
(although they achieve much higher pseudo-thresholds).
Alternatively, in Fig. 6 we show how the |H〉 state
can be fault-tolerantly prepared in an error correction
scheme using three flag qubits. The details of the im-
plementation and a proof of fault-tolerance is given in
Appendix A.3. Due to the low pseudo-threshold of
the error correction scheme, we will focus on the er-
ror detection scheme of Fig. 5 in the remainder of this
manuscript.
The main motivation for concatenating the Steane
code in order to increase the code distance is that find-
ing flag circuits to measure high weight operators while
maintaining error distinguishability is quite challeng-
ing [23]. However if a flag circuit satisfying the desired
fault-tolerance criteria is found for a small code, the
same circuit can be used at level-l where each gate is
a level-(l − 1) gate. Additionally, if the data used in a
quantum computation is encoded in the same code used
to prepare the |H〉 state, the encoded |H〉 state does not
need to be decoded and can be used to directly apply a
logical T gate.
Lastly, we point out that following the 2-flag circuit
construction of [23], it is possible to obtain a fault-
(a)
(b)
Figure 5: (a) Flag fault-tolerant circuit for measuring the the
logical Hadamard operator of the [[7, 1, 3]] Steane code in an
error detection scheme. If a single fault results in a data qubit
error of weight greater than one, the circuit will flag (the |0〉
state will be measured as −1) and the |H〉 state preparation
scheme will begin anew. Note that the controlled Hadamard
gates are implemented as shown in Fig. 2, where the T gates are
implemented as in Fig. 1. (b) Full fault-tolerant error detection
scheme for preparing an encoded |H〉 state. The EC circuit is
given in Fig. 3 and the non-fault-tolerant circuit for preparing
the encoded |H〉 state is given in Fig. 4.
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(a)
(b)
Figure 6: (a) Flag fault-tolerant circuit for measuring the the logical Hadamard operator of the [[7, 1, 3]] Steane code. The extra
flag qubits are used to localize errors occurring near the fourth controlled-Hadamard gate since these cannot be distinguished from
errors occurring at the other controlled-Hadamard gates. Note that in order to distinguish errors from faults at other locations,
the full six bit error syndrome must be considered. That is, we cannot correct X and Z errors separately as is usually done in
CSS constructions. (b) Full fault-tolerant error correction scheme for preparing an encoded |H〉 state. The EC circuit is given in
Fig. 3 and the non-fault-tolerant circuit for preparing the encoded |H〉 state is given in Fig. 4. If a flag occurs in the third Hf2m
measurement, an extra round of EC is performed.
Figure 7: 2-flag circuit for measuring the logical Hadamard operator of the [[17, 1, 5]] color code. This circuit can be used in an
error detection scheme for fault-tolerantly preparing an |H〉 state encoded in the [[17, 1, 5]] color code. If there are v ≤ 2 faults
which cause a data qubit error of weight greater than v, at least one of the flag qubits will flag and the |H〉 state will be rejected.
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tolerant circuit to measure the logical Hadamard op-
erator of the [[17, 1, 5]] color code. The circuit is given
in Fig. 7 and can be used in an error detection scheme
analogous to that of Fig. 5. EC circuits for measur-
ing the stabilizers of the [[17, 1, 5]] color code were ob-
tained in [23] and require at most four ancilla qubits.
One could also measure the stabilizers using standard
topological methods at the cost of requiring O(n) an-
cillas. This circuit could be useful if a higher distance
is required prior to concatenation or if a hybrid state-
preparation and magic state distillation scheme is used
(see Section 5 for more details).
4 Meier-Eastin-Knill distillation circuits
In the MEK distillation protocol, |H〉 states are encoded
in the [[4, 2, 2]] error detecting code, whose stabilizer gen-
erators and logical operators are given in Table 1. For
the [[4, 2, 2]] code, the operator H⊗4 is a valid encoded
gate and performs the operation H1H2SWAP12 where
SWAP12 swaps the two encoded qubits. The circuit in
Fig. 8 performs an encoded measurement of H1H2 on
a pair of encoded |H〉 states and measures the stabiliz-
ers of the [[4, 2, 2]] code (note that the circuit applies a
Hadamard gate to one of the two encoded qubits). The
routine accepts the pair of |H〉 states if both the H⊗4
and syndrome measurements are trivial. More details
can be found in [26].
Suppose that the desired output failure probability of
the input resource states is O(p2l). Note that a single
fault in some of the two-qubit gates in Fig. 8 can result
in multi-qubit errors on the data that go undetected6.
Since all of the gates in Fig. 8 fail following the noise
model described in Section 2, they must be encoded in
another code (which we choose to be the level-l con-
catenated Steane code) in order to achieve the desired
logical error rate in the output resource states. To pro-
vide a fair comparison between the overhead costs of
our state preparation scheme with flag qubits and the
MEK scheme, all exRec’s contain the EC unit of Fig. 3.
These features will play an important role when evalu-
ating the qubit and gate overhead of the MEK scheme.
Many magic state distillation protocols use a random-
ization called twirling [11] to diagonalize each magic
state in a convenient basis. This greatly simplifies the
analysis so that the acceptance probabilities and logi-
cal error rates can be found in closed form. However,
twirling is not necessary in a physical implementation,
since there is always another protocol without the ran-
domization that uses the optimal choice of gates [39].
6This is due to the fact that magic state distillation circuits are
fault-tolerant for noise models where errors are only introduced
in resource states.
In our case, we observe that the logical error rates in-
crease if we twirl, so we simply use the input states as
they occur.
5 Resource overhead comparison
In this section we compare the overhead cost of
our fault-tolerant magic state preparation scheme for
preparing an encoded |H〉 state in the concatenated
Steane code to the overhead cost of the MEK scheme for
distilling |H〉 states (also encoded in the concatenated
Steane code). In particular, we will compare the qubit
and gate overhead cost of both schemes. In what fol-
lows, a level-l state or gate will always correspond to its
encoded version in l concatenation levels of the Steane
code.
For the MEK magic state distillation protocol, we
consider two different approaches. In the first approach,
physical |H〉 states are teleported into level-2 |H〉 states
and a subsequent round of MEK (with level-2 Clifford
gates) is applied to produce a state with a logical error
rate well-approximated by the form ap2 + bp4 below the
level-2 pseudo-threshold. The O(p2) term is dominant
at low error rates, and the O(p4) term is dominant at er-
ror rates near the pseudo-threshold. To obtain further
error suppression, we then teleport the distilled state
into a level-3 state and perform a level-3 round of MEK
to obtain a state with a logical error rate of the form
a′p4 + b′p8. An additional round of MEK could be per-
formed to obtain an |H〉 state with logical error rate
O(p8). However, for the physical error rates considered
in this work (p ∈ [10−5, 10−4]), we found that there is
no advantage in doing so.
In the second approach, we consider a hybrid scheme
where a level-2 |H〉 state is first prepared using our
fault-tolerant flag preparation scheme. The state is then
teleported into a level-3 state and a round of MEK is
performed resulting in an |H〉 state with logical error
rate O(p8). All teleportation schemes are performed
using the methods described in Appendix B.
The qubit and gate overhead results for the magic
state preparation scheme with flag qubits and the MEK
schemes are shown in Figs. 9 to 11. Details of the analy-
sis leading to the plots are given in Appendices C and D.
Comparing the results, it is clear that the qubit and
gate overhead cost of the fault-tolerant |H〉 state prepa-
ration scheme of Fig. 5 is substantially smaller than
schemes involving MEK. The primary reasons for this
are due to the high pseudo-threshold of the error de-
tection scheme as well as the small size of the circuits
compared to the circuits used by MEK (where we used
the teleportation scheme of Appendix B to inject states
at a higher concatenation level). Further, note that the
hybrid scheme (Fig. 11) has smaller qubit and gate over-
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(a)
(b)
Figure 8: (a) First half of the MEK distillation circuit. (b) Second half of the MEK distillation circuit. The circuit is the same as
given in [26] but has been written in detail to illustrate the idle qubit locations (filled rectangles). We reuse the |H〉 ancilla qubit
instead of doing gates in parallel in order to minimize the overhead cost. A total of four CH gates are required to measure the
operator H1H2.
Figure 9: Qubit and gate overhead for our fault-tolerant magic state preparation scheme using flag qubits. We considering target
logical failure rates ranging between 10−6 to 10−9. The different jumps in the curves indicate that an additional concatenation
level is required in order to achieve the desired logical failure rate. Note that the y axis of the qubit overhead plot is not displayed
on a log scale. This is to show the increase in overhead cost due to the probability of rejecting a state when implementing the
error detection scheme.
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Figure 10: Qubit and gate overhead for the MEK protocol applied to level-2 and level-3 |H〉 states. In order to achieve the
desired logical failure rate, we teleport a level-2 |H〉 state into a level-3 |H〉 state and apply one round of level-3 MEK. In a level-l
simulation, all gates in the MEK circuit are encoded at level-l.
Figure 11: Qubit and gate overhead for the hybrid scheme. First a level-2 |H〉 state is fault-tolerantly prepared using the methods
of Fig. 5. Afterwards the state is teleported to a level-3 state and a round of level-3 MEK is performed.
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head costs compared to the full MEK scheme (Fig. 10),
although the overhead is still much larger than the error
detection scheme using flag qubits.
Lastly, we point out that due to the lower logical fail-
ure rates of the error detection scheme using flag qubits,
three concatenation levels were sufficient to achieve log-
ical failure rates of 10−9 for larger physical error rates
compared to MEK (the same is true for other target
logical failure rates). For example, suppose one wants
to achieve a logical failure rate pL ≤ 10−9. In our error
detection scheme, one must use at least four concatena-
tion levels for physical error rates p > 6×10−5. For the
MEK scheme, one requires four concatenation levels for
physical error rates p > 4 × 10−5. Hence for physical
error rates 4 × 10−5 ≤ p ≤ 6 × 10−5, the error detec-
tion scheme will require fewer qubits by several orders
of magnitude compared to MEK (see Figs. 9 and 10).
6 Conclusion
The high cost of universal fault-tolerant logic is a chal-
lenging and enduring problem. In this work, we propose
an alternative to magic state distillation that is based
on recently discovered flag fault-tolerance techniques.
We have designed a flag-based magic state preparation
scheme that reduces the number of qubits and opera-
tions to prepare a reliable magic state, and does so by
orders of magnitude in some error regimes. Further-
more, the error-detection-based state preparation cir-
cuit at level-1 has a high pseudothreshold and uses a
total of 10 qubits. The circuit accepts around 80% of
the time and has logical error rates near 10−4 at physi-
cal error rates near 3×10−3 (see Table 4), making it an
interesting candidate for experimental consideration.
The magic state preparation scheme relies on a
transversal Hadamard operator and a flag circuit for
measuring it fault-tolerantly. So that the operator’s
weight does not grow, we concatenate the code with it-
self to achieve some low logical error rate. The threshold
is ultimately that of the concatenated Steane code in all
of the schemes we analyze. It would be interesting to
account for more realistic constraints on qubit connec-
tivity, and to consider how to extend these techniques
to families of higher distance (non-concatenated) codes,
but we leave this to future work.
Another interesting application of our work is its use
in state injection schemes [29, 40]. Using the fault-
tolerant circuits for distance-three and five color codes
in Figs. 5 and 7 (the w-flag circuits described in [23]
could also be used for higher distance color codes), en-
coded magic states with logical failure rates of O(p2)
and O(p3) can be produced. Lattice surgery techniques
could then be performed to further distill the input
magic states [40, 41]. We note that the state injec-
tion scheme in [29] produces encoded magic states with
logical failure rate O(p) and thus for low enough physi-
cal error rates, our approach could achieve lower logical
failure rates.
If codes such as topological codes were used to per-
form the MEK protocol at high physical error rates,
then magic state distillation might outperform the flag-
based scheme, since a large number of concatenation
levels would be necessary. However, the ideas we have
presented may be broadly applicable to improve the
pseudothreshold of magic state preparation circuits us-
ing codes other than the Steane code. In this direction,
we have given a 2-flag circuit for fault-tolerantly mea-
suring logical Hadamard of the 17-qubit color code. If
lower logical error rates are needed, states could then
be used in a hybrid approach that takes advantage of
the topological code threshold. Lastly, one could use
the w-flag circuit construction and EC circuits of [23]
to fault-tolerantly prepare magic states for the family
of color codes on a hexagonal lattice.
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A Proof of fault-tolerance for the magic
state preparation schemes
In this appendix we provide proofs showing that our
magic state preparation schemes for the |H〉 state are
fault-tolerant. In what follows, a state-preparation
scheme will be called fault-tolerant if the following two
conditions are satisfied [42]
Definition 1. Fault-tolerant state preparation
For t = b(d−1)/2c, a state-preparation protocol using
a distance-d stabilizer code C is t-fault-tolerant if the
following two conditions are satisfied:
1. If there are s faults during the state-preparation
protocol with s ≤ t, the resulting state differs from
a codeword by an error of at most weight s.
2. If there are s faults during the state-preparation
protocol with s ≤ t, then ideally decoding the out-
put state results in the same state that would be ob-
tained from the fault-free state-preparation scheme.
In Definition 1, ideally decoding is equivalent to per-
forming fault-free error correction. Now suppose |ψ〉
is the encoded state to be prepared. If there are s ≤ t
faults during a state-preparation protocol satisfying the
criteria in Definition 1, then the output state will have
the form E|ψ〉 with wt(E) ≤ s (the output state will
encode the correct state with no more than s errors).
For CSS codes, this definition can be applied inde-
pendently to X and Z errors.
A.1 Error correction circuit
In this section we provide more details on the properties
of the EC circuit of Fig. 3 which is used in all of our
schemes.
The first half of the circuit measures the XIXIXIX
(green CNOT’s), IIIZZZZ (blue CNOT’s) and
IZZIIZZ (red CNOT’s) stabilizers of the Steane code.
The second half of the circuit measures the remain-
ing stabilizers. Given that the CNOT gates are not
transversal, it is possible for a single fault to result in a
weight-two X or Z data-qubit error. However the an-
cilla qubits also act as flag qubits which can be used to
detect such events.
Let us assume that a single-fault occurs. For the first
half of the EC circuit, the possible weight-two errors
that can arise from a single fault are Z4Z6, Z3Z7, and
X3X7. In the case of Z4Z6 and Z3Z7, the measurement
in the X-basis will flag (with the two Z-basis measure-
ments being +1), at which point the entire syndrome
measurement is repeated. Since Z4Z6 and Z3Z7 are er-
rors that have different syndromes than all other errors
arising from a single fault leading to a −+ + measure-
ment outcome of the first three ancilla qubits, after the
syndrome measurement is repeated these errors can be
distinguished and corrected.
The same argument applies to the case where a single
fault leads to the X3X7 data-qubit error. But this time
the X4 error has the same syndrome as X3X7 (s(X4) =
s(X3X7) = 010000). However, the faults causing an
X3X4 error result in a + − − measurement outcome
of the first three ancillas whereas X4 results in + − +.
Thus when the syndrome measurement is repeated and
the flag outcomes are taken into account, the errors can
be distinguished and corrected.
An analogous analysis can be applied to the second
half of the EC circuit. See [25] for more details.
A.2 Fault-tolerance proof for the error detection
scheme
Recall that the error detection scheme can be decom-
posed into three components as shown in Fig. 5b. Since
t = 1 for the [[7, 1, 3]] Steane code, we must show that
if a single fault occurs in any of the three components,
both criteria in Definition 1 will be satisfied.
Case 1: fault in |H〉nf (see Fig. 4). Since the Steane
code is a perfect CSS code and the |H〉nf circuit is not
fault-tolerant, the output state of the first component
will have the form
|ψ(1)〉 = E(x)i E(z)j E¯(x)i E¯(z)j |H〉, (10)
where E(x)i ∈ {I,Xi} and E(z)j ∈ {I, Zj} are single-
qubit errors on qubits i and j and E¯(x)i ∈ {I,X}, E¯(z)j ∈
{I, Z} are logical operators of the Steane code.
Now the output state of the second component of
Fig. 5b, including the contribution from the first ancilla
qubit (which will subsequently be measured in the X-
basis), is given by
|ψ(2)〉 = 12
{(
E
(x)
i E
(z)
j E¯
(x)
i E¯
(z)
j + E
(z)
i E
(x)
j E¯
(z)
i E¯
(x)
j
)
|H〉|+〉+
(
E
(x)
i E
(z)
j E¯
(x)
i E¯
(z)
j − E(z)i E(x)j E¯(z)i E¯(x)j
)
|H〉|−〉
}
.
(11)
If E(x)i 6= I or E(z)j 6= I, then the single-qubit error will be detected by the subsequent EC and the state will be
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rejected. Thus let us assume that E(x)i = E
(z)
j = I so
that
|ψ(2)〉 = 12
{(
E¯
(x)
i E¯
(z)
j + E¯
(z)
i E¯
(x)
j
)
|H〉|+〉
+
(
E¯
(x)
i E¯
(z)
j − E¯(z)i E¯(x)j
)
|H〉|−〉
}
. (12)
If E¯(x)i E¯
(z)
j = Y , then |ψ(2)〉 = | − H〉|−〉 and the
ancilla measurement will be −1 resulting in rejection.
Thus suppose that E¯(x)i E¯
(z)
j is X or Z so that
|ψ(2)〉 = 1√
2
{
|H〉|+〉 ∓ i| −H〉|−〉
}
, (13)
where we used the identities H = 1√2 (X +Z), XHX =
1√
2 (X − Z) and ZHZ = 1√2 (Z − X). From Eq. (13),
we see that |ψ(2)〉 will be accepted with probability 1/2
resulting in the state |H〉. Thus if a single fault occurs
in the first component of Fig. 5b, an accepted state will
be |H〉.
Case 2: fault in Hf1m (see Fig. 5a). Since there are no
faults in |H〉nf, the input to the circuit will be |H〉. If
the fault results in any measurement outcome to be −1,
the state will be rejected. Thus we only consider faults
such that the measurement outcome of all ancilla’s is
+1. Since the circuit will flag if a single fault results
in a data-qubit error of weight greater than one, the
output state of the circuit will be |ψ(2)out〉 = E(x)i E(z)j |H〉
with wt(E(x)i ) ≤ 1 and wt(E(z)j ) ≤ 1. If E(x)i E(z)j is non-
trivial, it will be detected by the subsequent EC circuit
and the state will be rejected. Hence an accepted state
will be |H〉.
Case 3: fault in the EC circuit (see Fig. 3). Since
there are no faults in the first two components of Fig. 5b,
the input state to the EC will be |ψ(3)〉 = |H〉. If a fault
causes a non-trivial measurement, the state will be re-
jected. Hence let us consider the case where a single
fault results in an error which goes undetected. A sin-
gle fault in the EC can result in a data-qubit error of
the form E(x)i E
(z)
j where wt(E
(x)
i ) ≤ 1 and wt(E(z)j ) ≤ 1
without any flags7. However, due to the fault-tolerant
properties of the EC, a fault resulting in a data error
with wt(E(x)i ) ≥ 2 or wt(E(z)j ) ≥ 2 will cause one of the
flag qubits to flag. Hence if the state is accepted (all
measurements are trivial), the output state of the EC
will have the form
|ψout〉 = E(x)i E(z)j |H〉, (14)
with wt(E(x)i ) ≤ 1 and wt(E(z)j ) ≤ 1. Since errors of
the form E = XiZj are correctable by the Steane code,
7As an example, consider the error Z ⊗X on the fourth black
CNOT of Fig. 3 which results in the data-qubit error X6Z7.
(a)
(b)
Figure 12: (a) Propagation of X errors through the control-
qubit of a controlled-Hadamard gate. This induces a Hadamard
error on the target qubit. (b) Propagation of a Z error through
the control-qubit of a controlled-Hadamard gate.
fault-free error correction of an accepted state of the
protocol in Fig. 5b will always result in the state |H〉.
We conclude that if there is at most one fault, both
criteria in Definition 1 will be satisfied.
A.3 Fault-tolerance proof for the error correction
scheme
A.3.1 Error distinguishability
Recall that for the error correction scheme, the circuit
for measuring the logical Hadamard operator is given in
Fig. 6a. The first thing to notice is that the controlled-
Hadamard gates are implemented in a different order
compared to the gates in Fig. 5a. If a fault occurs at
one of the controlled-Hadamard gates resulting in an
X or Y error on the control-qubit, the resulting data
qubit error can be expressed as a product of Hadamard
errors and Pauli errors (see Fig. 12). For the second
to sixth controlled-Hadamard gates, all errors arising
from a single fault at one of these locations which prop-
agate to the data qubits (causing at least one of the flag
qubits to flag) must be distinguishable (since H = H⊗7,
a fault occurring at the first controlled-Hadamard gate
will result in an X and Z data-qubit error of weight
at most one). This is only possible if errors are cor-
rected based on their full syndrome8 and with a care-
fully chosen ordering of the controlled-Hadamard gates.
Performing a numerical search of all 7! = 5040 per-
mutations of the controlled-Hadamard gates, there was
8Instead of using a three-bit syndrome for correcting X er-
rors and separately using the other three-bit syndrome to correct
Z errors, one would use the full six-bit syndrome to correct the
data errors. Note that we only correct using the full six-bit syn-
drome if there are flags. Otherwise, we perform the standard CSS
correction of X and Z errors separately.
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no permutation that allowed all possible errors (arising
from a single fault) to be distinguished. However, ig-
noring a fault on the fourth controlled-Hadamard gate,
a numerical search showed that the ordering found in
Fig. 6a allows errors arising from a single fault to be
distinguished. Consequently, we need to have the abil-
ity to isolate errors arising from a fault at the fourth
controlled-Hadamard location. This can be achieved
using the two extra flag qubits shown in Fig. 6a (|0〉f1
and |0〉f3 can be measured using the same qubit).
Suppose for example that an X error arises on the
control-qubit of the fourth controlled-Hadamard gate
resulting in the data qubit error P2H1H3H4, where P2 ∈
{I,X2, Y2, Z2}. Then |0〉f0 , |0〉f2 and |0〉f3 will flag. We
could then apply H1H3H4 to the data qubit and be left
with the single-qubit Pauli P2. Of course, if a fault
occurs on the first CNOT connecting |0〉f3 to the |+〉
state resulting in an X ⊗ X error, |0〉f3 will not flag
but |0〉f2 will flag (in addition to |0〉f0). After applying
H1H3H4, the resulting data qubit error would be H2.
Going through all possible cases of a single fault at one
of the CNOT gates interacting the ancillas |0〉f1 , |0〉f2
and |0〉f3 with the |+〉 state, we can guarantee error
distinguishability by applying H1H3H4 to the data if
the following combinations of flag qubits flag:
1. |0〉f0 and |0〉f2 flag.
2. |0〉f0 and |0〉f3 flag.
3. |0〉f0 , |0〉f2 and |0〉f3 flag.
Note that |0〉f0 would not flag if a single measurement
error of the flag qubits |0〉f1 , |0〉f2 or |0〉f3 occurred.
When following the circuit in Fig. 6b by an EC cir-
cuit, we will use a lookup-table containing all errors
arising from a single fault resulting in a flag (which are
all distinguishable) in order to correct.
A.3.2 Fault-tolerance proof
Given the above for applying Hadamard corrections to
the data qubits depending on the flag outcomes (thus
guaranteeing error distinguishability if a single fault oc-
curs), we now show that our error correcting scheme
shown in Fig. 6b satisfies both criteria in Definition 1.
In what follows, |ψfinal〉 will correspond to the output
state of the circuit in Fig. 6b. Also, the state at the
output of the i’th circuit in Fig. 6b will be labeled as
|ψ(i)〉. For instance, the state at the output of |H〉nf
will be |ψ(1)〉.
Case 1: fault in |H〉nf.
The output of |H〉nf is given by Eq. (10). To simplify
the notation, let E = E¯(x)i E¯
(z)
j , E˜ = (H)E(H), Ep =
E
(x)
i E
(z)
j , and E˜p = HEpH. With this notation, the
output to the first Hf2m circuit (where we only write the
first ancilla since the flag qubits have no effect) can be
written as
|ψ(2)〉 = EpE + E˜pE˜2 |H〉|+〉+
EpE − E˜pE˜
2 |H〉|−〉
(15)
There are several cases to consider
1. Ep = I.
If E ∈ {X,Z},
|ψ(2)〉 = 12 |H〉|+〉 ±
1
2 i| −H〉|−〉. (16)
Thus a ±1 measurement outcome gives | ±H〉 and
all three Hf2m circuits will result in a ±1 outcome.
If E = Y , |ψ(2)〉 = | − H〉|−〉 and all three Hf2m
measurement outcomes will be −1.
For the case where all three measurement out-
comes are −1, applying Y to |ψfinal〉, we will have
|ψfinal〉 = |H〉.
2. Ep = Yi.
In this case
|ψ(2)〉 = 12Yi(E − E˜)|H〉|+〉+
1
2Yi(E + E˜)|H〉|−〉.
(17)
If E ∈ {X,Z}, |ψ(2)〉 = ± i√2Yi| − H〉|+〉 +
1√
2Yi|H〉|−〉. The Yi error will be corrected by the
following EC round. For a ±1 measurement out-
come, |ψ(2)〉 = Yi|∓H〉 and the next two Hf2m mea-
surements will be ∓1 with |ψfinal〉 = | ∓H〉. Thus
if the three Hf2m measurement outcomes are +−−,
applying Y to |ψfinal〉 will give |ψfinal〉 = |H〉. If the
measurement outcome is −+ +, |ψfinal〉 = |H〉.
If E = Y , |ψ(2)〉 = Yi| − H〉|+〉 and Yi will be
corrected by the next EC. Hence the three Hf2m
measurement outcomes will be +−−. Applying Y
to |ψfinal〉 will result in |ψfinal〉 = |H〉.
Lastly, if E = I, |ψ(2)〉 = Yi|H〉|−〉. The Yi error
will be corrected by the next EC and the three Hf2m
measurements will be −+ +.
3. Ep ∈ {Xi, Zj}.
If E = Y then
|ψ(2)〉 = ±12(Xi − Zi)| −H〉|+〉
+ 12(Xi + Zi)| −H〉|−〉. (18)
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The three Hf2m measurements will be ± − − with
|ψfinal〉 = | −H〉. Applying Y will give the correct
state.
If E ∈ {X,Z}, we have
|ψ(2)〉 = 12(XiZ + ZiX)|H〉|+〉
± 12(ZiX −XiZ)|H〉|−〉, (19)
or
|ψ(2)〉 = 12(XiX + ZiZ)|H〉|+〉
± 12(XiX − ZiZ)|H〉|−〉. (20)
Since in both Eqs. (19) and (20) the states are lin-
ear combinations of products of single-qubit Pauli’s
and logical operators, after the first EC circuit the
output state will collapse to |ψ(3)〉 = E|H〉 where
E ∈ {X,Z} (regardless of whether the first Hf2m
measurement outcome was ±1). During the second
Hf2m measurement, the output state will become
|ψ(4)〉 = E + E˜2 |H〉|+〉+
E − E˜
2 |H〉|−〉
= |H〉|+〉 ± i| −H〉|−〉 (21)
From Eq. (21) we conclude that the three Hf2m
measurement outcomes will either be ± + + with
|ψfinal〉 = |H〉 or ± − − with |ψfinal〉 = | − H〉 (in
which case we apply Y ).
4. Ep = XiZj with i 6= j.
Ep will be corrected in the next EC round. A sim-
ilar calculation as the examples above show that
the possible measurement outcomes of the three
Hf2m are + + +, −+ + and +−−. If the last two
measurements are −1, then apply Y to the data. In
all cases (and after applying the necessary logical
operations) |ψfinal〉 = |H〉.
Case 2: fault in the first Hf2m circuit.
If the fault results in a data-qubit error of weight
greater than one, as was shown in Appendix A.3.1, the
possible errors can be distinguished when considering
the full six-bit syndrome as well as applying H1H3H4
or I to the data depending on the flag outcomes. Thus
the output state of the first Hf2m measurement can be
expressed as |ψ(2)〉 = Ef |H〉|±〉 where Ef will be cor-
rected by the following EC. Hence the possible measure-
ment outcomes of the three Hf2m circuits are ±+ + and
the final output state will be |ψ〉final = |H〉.
Case 3: fault in the first EC.
The input state to the EC will be |H〉. If a fault re-
sults in a data-qubit error of weight greater than one,
Hf2m measurement outcomes Logical gate correction
+ + + I
−−− Y
+−− Y
−+ + I
+−+ I
+ +− I
Table 2: Logical correction to apply at the end of the circuit in
Fig. 6b given the three measurement outcomes of the Hf2m cir-
cuit. The comparison between rows three and five of this table
shows why three logical Hadamard measurements are required
instead of two.
there will be a flag and the error will be corrected. The
output of the EC will be |H〉 and all three Hf2m mea-
surements will be +1 with |ψ〉final = |H〉.
If there are no flags, the output state of the EC can
be written as |ψ(3)〉 = Ep|H〉 where Ep = E(x)i E(z)j .
The output state of the second Hf2m measurement will
be given by
|ψ(4)〉 = Ep + E˜p2 |H〉|+〉+
Ep − E˜p
2 |H〉|−〉. (22)
Note that the error will be corrected in the next EC
round. However the type of error can affect the Hf2m
measurement outcomes.
1. Ep = Yi
In this case |ψ(4)〉 = Yi|H〉|−〉 and the second Hf2m
measurement will be −1 (with all three measure-
ment outcomes being +−+) and |ψ〉final = |H〉9.
2. Ep ∈ {Xi, Zi}.
In this case |ψ(4)〉 = Xi+Zi2 |H〉|+〉 ± Xi−Zi2 |H〉|−〉.
Thus the second Hf2m measurement will be ±1 and
all three Hf2m measurements will be + ± + with
|ψ〉final = |H〉.
3. Ep = XiZj with i 6= j.
The analysis of this case is analogous to the case
where Ep = Yi.
Case 4: fault in the second Hf2m circuit.
The analysis is identical to Case 2. The possible mea-
surement outcomes of the Hf2m circuits are +±+ with
|ψ〉final = |H〉.
9This case shows why it is important to measure the logical
Hadamard operator three times since if the first two measurement
outcomes are +−, then the data qubit state can either be |H〉 as
in this case or | −H〉 as shown in Case 1 (see the text following
Eq. (21)).
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Figure 13: Circuit for teleporting the single-qubit state |ψ〉
into the codeblock. The operation D is used to decode one of
the code blocks, and PL is a logical Pauli which is applied to
complete the teleportation protocol.
Case 5: fault in the second EC circuit.
The analysis of this case is analogous to Case 3. The
possibilities for the three Hf2m measurement outcomes
are + +± with |ψ〉final = Ep|H〉 where Ep = E(x)i E(z)j .
Note however that Ep is a correctable error so both
criteria in Definition 1 are still satisfied.
Case 6: fault in the third Hf2m circuit.
The analysis is analogous to Case 4. However if there
is a flag, an extra EC round should be performed follow-
ing the third Hf2m circuit. The three Hf2m measurement
outcomes will be + + ± with |ψ〉final = Ep|H〉 where
Ep = E(x)i E
(z)
j as in Case 5.
A summary of the logical operations to apply to
|ψ〉final based on the three Hf2m measurement outcomes
is given in Table 2.
B Teleporting into code blocks
In this section we review a general method introduced
by Knill for preparing an encoded state |ψ〉 from a phys-
ical qubit state |ψ〉 using teleportation [43].
The circuit used to implement the teleportation pro-
tocol is illustrated in Fig. 13. After preparing a logical
Bell state, one of the code blocks is decoded. A CNOT
is applied between |ψ〉 and the decoded state. After
measuring both qubits in the X and Z basis, a logical
Pauli operator is applied to the code block in order to
complete the teleportation protocol.
In [44], Aliferis showed that the probability of a logi-
cal fault occurring during the teleportation protocol can
be bounded by
pL ≤ 3p(k) + p(k)dec + 4p. (23)
Here we are assuming that the code block is encoded
with k-levels of concatenation. Assuming a stochastic
noise model where encoded gates fail with probability
at most p(k), a fault in the encoded Bell state is up-
per bounded by 3p(k). Since there are four locations in
the physical part of the teleportation circuit, and with
p(0) = p, the probability of this part is bounded by 4p.
Lastly, p(k)dec is a bound on the probability of failure of
the decoding circuit D.
The level-k block is decoded recursively as follows.
The level-k circuit comprises level-(k − 1) gates which,
when applied to the code block, results in a level-(k−1)
encoded state. Then D is applied again using level-(k−
2) gates and so on. Assuming that D has D locations,
we can bound p(k)dec by
p
(k)
dec ≤ D
k−1∑
j=0
p(j), (24)
where p(j) is a bound on the failure probability of level-j
gates.
In this paper, instead of using the bounds in Eqs. (23)
and (24), we perform a direct simulation of the telepor-
tation circuit using the methods in Section 2 in order to
obtain smaller constant pre-factors (since not all fault
locations will lead to a logical fault).
C Overhead analysis of the |H〉 state
preparation scheme
In this section we provide a detailed description of the
qubit and gate overhead analysis for preparing an en-
coded |H〉 state using our error detection scheme.
C.1 Qubit overhead analysis
We begin with a few definitions. Let pH(l)A be the prob-
ability that an encoded |H〉 state at level-l passes the
verification test of the circuit in Fig. 5b and let nH(l)T be
the total number of qubits used to prepare an encoded
|H〉 state at level-l. At the first concatenation level, the
largest component of the circuit in Fig. 5b is the EC,
which requires 10 qubits in its implementation. Hence
we have
〈nH(1)T (p)〉 =
10
p
H(1)
A (p)
, (25)
for a physical error rate p of the depolarizing noise
model.
At higher levels, a few considerations are necessary
when considering different contributions to the qubit
overhead. First, for the level-l circuit in Fig. 4, it is im-
portant to take into account the fault-tolerant prepa-
ration of the level-(l − 1) |0〉 and |+〉 states. The
level-(l− 1) |+〉 state is obtained by first preparing the
state |+(l−2)〉⊗7 (which is a +1 eigenstate of all the
X-stabilizers), followed by measuring the Z-stabilizers
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Figure 14: Flag fault-tolerant circuit for measuring the Z sta-
bilizers of the [[7, 1, 3]] Steane code obtained from [21]. The
dashed vertical lines are used to separate different time steps.
Figure 15: Circuit used to measure the logical Hadamard op-
erator for concatenation levels l ≥ 2. The T gates are im-
plemented using the circuit in Fig. 1. At level-l, two level-
(l − 1) |H〉 resource states are required for the entire circuit.
We assume that the two resource states can be reused for each
parallel implementation of T and T †.
using the circuit of Fig. 14 (which was shown to be fault-
tolerant in [21]). Depending on the measurement and
flag outcomes, it might be necessary to repeat the mea-
surement of X or Z stabilizers without the flag qubit.
Note that at the first level, the circuit in Fig. 14 re-
quires 11 qubits instead of 10 since there needs to be
at least one ancilla qubit prepared in the |+〉 state in
order to detect errors of weight greater than two aris-
ing from a single fault. A similar protocol is used to
fault-tolerantly prepare a level-(l − 1) |0〉 state.
Next, the details of the implementation of the
controlled-Hadamard gates are considered as follows.
Since the controlled-Hadamard gates are decomposed
as shown in Fig. 2b with the level-(l−1) T and T † gates
implemented using level-(l − 1) |H〉 states as shown in
Fig. 1, at level l ≥ 2, the logical Hadamard gate is mea-
sured using the circuit in Fig. 15. Due to the way in
which we parallelize the the circuit in Fig. 15, only two
level-(l − 1) resource states are required at each time
step, apart from the first and last time step where we
only need one resource state. In addition, a level-(l−1)
resource state is required for the circuit in Fig. 4.
In order to minimize the qubit overhead, we consider
preparing in parallel m(1)l ≥ 1 level-(l − 1) resource
states at a time step where one resource state is re-
quired, and m(2)l ≥ 2 level-(l − 1) resource states at a
time step where two resource states are required. At
a time step where one level-(l − 1) resource state is re-
quired, if none of the m(1)l resource states pass the ver-
ification test, the protocol is aborted and begins anew.
Similarly, at a time step where two resource states are
required, we need at least two of them(2)l resource states
to pass the verification test, otherwise, the protocol is
aborted.
Let p(l)AP1 be the probability that at least one of the
m
(l)
1 level-(l − 1) |H〉 states passes the verification test
and p(l)AP2 be the probability that at least two of the
m
(l)
2 level-(l − 1) |H〉 states pass the verification test.
We have that
p
(l)
AP1(p) =
m
(l)
1∑
k=1
(
m
(l)
1
k
)
(pH(l−1)A (p))k(1− pH(l−1)A (p))m
(l)
1 −k,
(26)
and
p
(l)
AP2(p) =
m
(l)
2∑
k=2
(
m
(l)
2
k
)
(pH(l−1)A (p))k(1− pH(l−1)A (p))m
(l)
2 −k.
(27)
At each level, we set the values of p(l)AP1(p) and
p
(l)
AP2(p) from 1− 10−3 to 1− 4× 10−2 in increments of
10−2 and obtain the corresponding values of m(l)1 and
m
(l)
2 by solving Eqs. (26) and (27). The final values
of p(l)AP1(p) and p
(l)
AP2(p) chosen to minimize 〈nH(l)T (p)〉
(see Eq. (28) below and Table 3) . Now, the circuits for
preparing level-1 |0〉 and |+〉 states require 11 qubits.
Additionally, three extra |0〉 and |+〉 ancilla states are
required, two in the circuit of Fig. 15 and three for the
EC (we assume that the ancilla qubit’s used to mea-
sure the Hadamard operator can be reused for the EC).
Apart for the resource state used to prepare the circuit
in Fig. 4, the qubits used in the resource states for im-
plementing T and T † gates can be reused at each time
step of the circuit in Fig. 15. Since there are three time
steps where a single resource state is required and six
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Acceptance probabilities for preparing m(l)1 and m
(l)
2
resource states
p
(2)
AP1(p) ≈ 0.999887− 73.8p
p
(2)
AP1(p) ≈ 0.99998− 149p
p
(2)
AP1(p) ≈ 0.999897− 86.7p− 3.71× 105p2
p
(2)
AP1(p) ≈ 0.99994− 177p− 6.97× 105p2
Table 3: List of the acceptance probabilities p(l)AP1(p) and
p
(l)
AP2(p) at the second and third concatenation levels. The ex-
pressions were obtained by solving Eqs. (26) and (27) numeri-
cally for values of p(l)AP1(p), p
(l)
AP2(p) ∈ [1− 4× 10−2, 1− 10−3]
increasing in increments of 10−2 and choosing the pair of values
which minimize the total average qubit overhead 〈nH(l)T (p)〉.
We round the coefficients of p and p2 to three digits.
times steps where two resource states are required, the
average number of qubits required to implement our er-
ror detection scheme at level-l is given by
〈nH(l)T (p)〉 =
(dm(l)1 e+ 2dm(l)2 e)〈nH(l−1)T (p)〉+ 9(11l−1)
p
H(l)
A (p)(p
(l)
AP1(p))3(p
(l)
AP2(p))6
.
(28)
C.2 Gate overhead analysis
Since the circuit in Fig. 5b can be decomposed into three
parts, the number of gates required to implement our
error detection scheme at level-l can be written as10
n
(l)
|H〉 =
n
(l)
Hnf
+ n(l)
H
f1
m
+ n(l)ED
p
H(l)
A (p)
, (29)
where n(l)Hnf is the number of gates used for preparing
the state |H〉nf at level-l, n(l)
H
f1
m
is the number of gates
required to measure the logical Hadamard operator at
level-l and n(l)ED is the number of gates used in the EC
circuit of Fig. 3 at level-l. We used ED instead of EC
since the circuit is used in an error detection scheme.
It will also be important to analyze the gate overhead
of the circuit in Fig. 3 when used in an error correction
scheme since all level-l (l ≥ 2) Clifford gates in our
circuits consist of extended rectangles where the EC’s
are used for error correction instead of error detection.
Performing a gate count of the level-1 circuits in
Figs. 3, 4 and 15, we find that
10Note that in this section, all quantities n(l)G should be written
as 〈n(l)G 〉 since we are computing average quantities. However, to
avoid cluttering in the notation, we omit the brackets.
n
(1)
Hnf
= 3(n(0)|+〉 + n
(0)
|0〉) + n
(0)
|H〉 + 11n
(0)
CNOT + 6n
(0)
idle,
(30)
n
(1)
H
f1
m
=2n(0)CNOT + 7(n
(0)
CZ + n
(0)
T + n
(0)
T † )
+ n(0)|+〉 + n
(0)
|0〉 + 191n
(0)
idle + n
(0)
Xm + n
(0)
Zm, (31)
n
(1)
ED = n
(1)
EC1 + 〈n(1)ED2〉n(1)EC2, (32)
and
n
(1)
EC = 〈n(1)REC1〉n(1)EC1 + 〈n(1)REC2〉n(1)EC2, (33)
where n(l)Zm = n
(l)
Xm = 7l are the number of Z and X-
basis measurement locations.
In the above, for a gate G 6∈ {T, T †}, n(l)G = 7l since
as we will show below, we will treat the EC’s sepa-
rately from the gates for l ≥ 2. We split the EC circuit
into the two components shown in Fig. 3, which we call
EC1 and EC2. As we explained in Appendix A.1, de-
pending on the syndrome measurement outcome, the
full syndrome measurement can be repeated. Thus
〈n(l)REC1〉 and 〈n(l)REC2〉 corresponds to the average num-
ber of times that the circuits EC1 and EC2 are im-
plemented at level-l. Similarly, 〈n(l)ED2〉 is the average
number of times that EC2 is implemented when the EC
circuit is used for error detection. These values were ob-
tained through Monte-Carlo simulations with 106 trials
(see Fig. 16).
Performing a gate count of the circuits EC1 and EC2,
we have that
n
(1)
EC1 = 46n
(0)
idle + 14n
(0)
CNOT + 2(n
(0)
|0〉 + n
(0)
Zm) + n
(0)
|+〉 + n
(0)
Xm
(34)
and
n
(1)
EC2 = 46n
(0)
idle + 14n
(0)
CNOT + 2(n
(0)
|+〉 + n
(0)
Xm) + n
(0)
|0〉 + n
(0)
Zm.
(35)
Lastly, at concatenation levels l ≥ 2, the |0〉 and |+〉
states are prepared fault-tolerantly using the circuit in
Fig. 14 to measure the three Z stabilizers of the Steane
code, and a similar circuit to measure the three X sta-
bilizers (see the discussion in Appendix C.1). When
preparing a logical |+〉 state, if there is a flag in the cir-
cuit of Fig. 14, then there could be a Z error of weight
greater than one. Thus one must measure the X sta-
bilizers of the Steane code (without using a flag qubit)
to correct the Z errors. If there are no flags but the
Z stabilizer measurement outcome is nontrivial, then
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(a) (b)
(c) (d)
Figure 16: (a) Plot showing the values obtained for 〈n(l)REC1〉 and 〈n(l)REC2〉 at the first three concatenation levels of the Steane code.
(b) Plots showing the values obtained for 〈n(l)XS0〉 and 〈n(l)ZS0〉 when preparing the |0〉 state at the first three concatenation levels.
(c) Same as in (b) but for the |+〉 state. (d) Plot showing the values of 〈n(l)ED2〉 at the first three levels. All plots were obtained by
performing a Monte-Carlo simulation with 106 trials.
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Figure 17: Circuit illustrating shared EC units between two
logical CNOT gates and an idle qubit location. It is important
not to double-count overlapping EC’s when computing the gate
overhead at concatenation levels l ≥ 2.
one must repeat the Z syndrome measurement without
the flag qubit. A similar analysis holds for preparing
a logical |0〉 state. Hence, as in Eqs. (32) and (33),
we must also take into account the average number of
times the non-flagged X and Z stabilizers are measured
when counting the number of gates required to prepare
level-l |0〉 and |+〉 states. The averages are obtained by
performing a Monte-Carlo simulation (see Fig. 16). In
what follows we define n(l)XS and n
(l)
ZS to be the number
of locations in the level-l X and Z stabilizer measure-
ment circuit without the flag qubits and 〈n(l)XS+/0〉 and
〈n(l)ZS+/0〉 to be the average number of times these cir-
cuits are used when preparing a level-l | + /0〉 state.
Performing the level-1 gate count, we have that
n
(1)
|+〉 =73n
(0)
idle + 15n
(0)
CNOT + 8n
(0)
|+〉 + 3(n
(0)
|0〉 + n
(0)
Zm) + n
(0)
Xm
+ 〈n(1)ZS+〉n(1)ZS + 〈n(1)XS+〉n(1)XS , (36)
and
n
(1)
|0〉 =73n
(0)
idle + 15n
(0)
CNOT + 8n
(0)
|0〉 + 3(n
(0)
|+〉 + n
(0)
Xm) + n
(0)
Zm
+ 〈n(1)ZS0〉n(1)ZS + 〈n(1)XS0〉n(1)XS , (37)
with
n
(1)
ZS = 48n
(0)
idle + 11n
(0)
CNOT + 3(n
(0)
|0〉 + n
(0)
Zm), (38)
and
n
(1)
XS = 48n
(0)
idle + 11n
(0)
CNOT + 3(n
(0)
|+〉 + n
(0)
Xm). (39)
We now have all the tools to obtain the gate over-
head at arbitrary concatenation levels. Recall that at
concatenation levels l ≥ 2, all physical gates G in the
circuits of Fig. 5b are represented by extended rect-
angles, which consists of the logical gate G preceded
and followed by EC units (in our case, the circuit in
Fig. 3). More details on extended rectangles can be
found in [30]. When computing the gate overhead of
the error detection scheme (Eq. (29) with l ≥ 2), we
must be careful not to double-count overlapping EC’s
since consecutive gates will share an EC (see Fig. 17 for
an example).
Lastly, for l ≥ 2, the T and T † gates are implemented
as shown in Fig. 1. We thus see that the overhead for
these gates can be computed recursively using
n
(l)
T = n
(l)
T † = n
(l−1)
|H〉 + 3n
(l−1)
EC + 4(7
l). (40)
With the above considerations and using Eq. (40),
the gate overhead can be computed recursively using
the following relations. First, the recursive relations for
the EC unit are given by
n
(l)
EC = 〈n(l)REC1〉n(l)EC1 + 〈n(1)REC2〉n(l)EC2, (41)
where
n
(l)
EC1 = 2n
(l−1)
|0〉 + n
(l−1)
|+〉 + 73n
(l−1)
EC + 63(7
l), (42)
and
n
(l)
EC2 = 2n
(l−1)
|+〉 + n
(l−1)
|0〉 + 66n
(l−1)
EC + 63(7
l). (43)
Next, the recursive relations for the |0〉 and |+〉 states
are
n
(l)
|0〉 = 8n
(l−1)
|0〉 + 3n
(l−1)
|+〉 + 100n
(l−1)
EC + 92(7
l)
+ 〈n(l)ZS0〉n(l)ZS + 〈n(l)XS0〉n(l)XS , (44)
n
(l)
|+〉 = 8n
(l−1)
|+〉 + 3n
(l−1)
|0〉 + 100n
(l−1)
EC + 92(7
l)
+ 〈n(l)ZS+〉n(l)ZS + 〈n(l)XS+〉n(l)XS , (45)
where
n
(l)
ZS = 3n
(l−1)
|0〉 + 62(7
l) + 70n(l−1)EC , (46)
and
n
(l)
XS = 3n
(l−1)
|+〉 + 62(7
l) + 70n(l−1)EC . (47)
Using Eqs. (41) to (47) and the results in Fig. 16, we
can compute the following expressions
n
(l)
Hnf
= 3(n(l−1)|+〉 + n
(l−1)
|0〉 ) + n
(l−1)
|H〉 + 28n
(l−1)
EC + 17(7
l−1),
(48)
n
(l)
H
f1
m
= n(l−1)|+〉 + n
(l−1)
|0〉 + 202(7
l) + 14n(l)T + 129n
(l−1)
EC ,
(49)
and
n
(l)
ED = n
(l)
EC1 + 〈n(l)ED2〉n(l)EC2. (50)
Note that n0EC = 0 and n
(0)
T = n
(0)
T † = n
(0)
|H〉 = n
(0)
|0〉 =
n
(0)
|+〉 = 1.
Accepted in Quantum 2019-05-14, click title to verify 22
D Overhead analysis for the MEK
scheme
In this section we provide a detailed description of the
qubit and gate overhead analysis required to implement
the MEK scheme.
D.1 Qubit overhead analysis
We first compute the overhead cost of teleporting a
physical |H〉 state to a level-2 |H〉 state and then per-
forming one round of level-2 MEK.
Let n(T )qij be the qubit overhead cost of a level-i |H〉
state teleported to a level-j |H〉 state. From the tele-
portation of Fig. 13, a level-2 |0〉 and |+〉 state must be
prepared, each requiring 112 qubits. We assume that
these qubits can be reused when performing the logical
gates and EC’s that follow (since an EC requires only 10
qubits). Including the qubit for the physical |H〉 state,
we have
n
(T )
q02 = 2(112) + 1 = 243. (51)
Next we define n(l)qMEK to be the qubit overhead cost
associated with performing a level-l round of MEK. We
also define a(l)MEK to be the probability that a pair of
level-l |H〉 states are accepted in a level-l round of
MEK. When implementing a level-l MEK circuit, we
must prepare two level-l |+〉 states and one level-l |0〉
state. As was explained in Appendix C.1, we require
two additional level-l |H〉 states in order to perform the
CH gates. Thus the level-2 MEK circuit qubit over-
head with level-2 |H〉 states teleported from physical
|H〉 states is given by
n
(2)
qMEK(p) =
3(112) + 4(243)
a
(2)
MEK(p)
= 1335
a
(2)
MEK(p)
. (52)
Since the MEK circuit produces two distilled |H〉
states, when we compare the qubit overhead cost to our
|H〉 state preparation error detection scheme, we will
divide Eq. (52) by two. We note that several additional
optimizations are possible. For instance, some of the
qubits used for teleporting the |H〉 states that are used
to perform the CH gates could be reused. Addition-
ally, the extra qubits used for preparing the level-l |0〉
and |+〉 states for the MEK circuit could also be reused
in various parts of the protocol. However these addi-
tional optimizations are likely to strongly depend on
the particular architecture that is being used and their
associated constraints. Therefore, to be as general as
possible, these will be omitted.
We now consider the overhead cost for performing
a round of level-3 MEK. We first teleport the distilled
level-2 |H〉 states to level-3 |H〉 states. We have that
n
(T )
q23(p) = 2(113) +
n
(2)
qMEK(p)
2
= 2662 + 1335
2a(2)MEK(p)
. (53)
Using the level-3 |H〉 states, the qubit overhead for a
level-3 MEK simulation is given by
n
(3)
qMEK(p) =
3(113) + 4n(T )q23(p)
a
(3)
MEK(p)
, (54)
where we will divide Eq. (54) by two when comparing
with the qubit overhead of our error detection scheme.
For the case when a level-2 |H〉 state is prepared using
our error detection scheme, we must first teleport the
level-2 |H〉 state to a level-3 |H〉 state. Defining n(T )2ED3
to be the overhead cost for the teleportation step, we
have
n
(T )
2ED3(p) = 2(113) + 〈nH(2)T (p)〉, (55)
where 〈nH(2)T (p)〉 is obtained from Eq. (28). Hence the
overhead cost for performing a round of level-3 MEK is
given by
n
(3)
qMEKED(p) =
3(113) + 4n(T )2ED3(p)
2a(3)MEKED(p)
, (56)
where a(3)MEKED is the acceptance probability for the
level-3 MEK scheme when the level-2 |H〉 states (tele-
ported to level-3) were obtained from our error detec-
tion scheme.
D.2 Gate overhead analysis
We now consider the gate overhead analysis for the var-
ious rounds of MEK considered in Appendix D.1.
Let n(T )gij be the qubit overhead cost of a level-i |H〉
state teleported to a level-j |H〉 state. Two EC’s must
be performed after applying the logical CNOT gate. We
must also take into account the gate cost for the decod-
ing circuit. The decoding circuit requires the prepara-
tion of four |+〉 states and three |0〉 states. There are
eight CNOT gates and the circuit requires a total of 16
EC’s. Let n(D)ij be the number of gates in the decoding
circuit for level-i to level-j teleportation scheme. We
have that
Accepted in Quantum 2019-05-14, click title to verify 23
n
(D)
02 = 4(n
(2)
|+〉 + n
(1)
|+〉) + 3(n
(2)
|0〉 + n
(1)
|0〉)
+ 16(n(1)EC + n
(2)
EC) + 8(7
2 + 7), (57)
where n(l)EC, n
(l)
|0〉 and n
(l)
|+〉 are given by Eqs. (41), (44)
and (45). We then have
n
(T )
gij = n
(2)
|+〉 + n
(2)
|0〉 + 2n
(2)
EC + n
(D)
02 + 72 + 4. (58)
The last term in Eq. (58) is due to the four physical
operations of the decoding circuit.
Next we compute the gate overhead of the level-2
MEK scheme. The circuit has 48 logical gates, 177 EC’s
and requires the preparation of two level-2 |+〉 states
and one level-2 |0〉 state. Defining n(l)gMEK to be the
gate overhead of a level-l MEK circuit, we have
n
(2)
gMEK =
4n(T )g02 + 2n
(2)
|+〉 + n
(2)
|0〉 + 48(72) + 177n
(2)
EC
a
(2)
MEK(p)
.
(59)
Again when comparing the gate overhead of a level-2
MEK circuit to the gate overhead required to prepare
a level-2 |H〉 state using our error detection scheme, we
will divide Eq. (59) since an MEK circuit produces two
distilled |H〉 states.
Following the same steps that lead to Eq. (59), it
is straightforward to compute the gate overhead for a
level-3 MEK circuit. Using
n
(D)
23 = 4n
(3)
|+〉 + 3n
(3)
|0〉 + 16n
(3)
EC + 8(7
3), (60)
and
n
(T )
g23 = n
(3)
|+〉 + n
(3)
|0〉 + 2n
(3)
EC
+ 3n(2)EC + 7
3 + 72 + n(D)23 +
n
(2)
gMEK
2 , (61)
we get
n
(3)
gMEK =
4n(T )g23 + 2n
(3)
|+〉 + n
(3)
|0〉 + 48(73) + 177n
(3)
EC
a
(3)
MEK(p)
.
(62)
The gate overhead for a level-3 MEK scheme where a
level-2 |H〉 state was prepared from our error detection
scheme is obtained as follows. First we compute the
gate overhead to teleport the level-2 |H〉 state to a level-
3 |H〉 state. It is given by
n
(T )
g23ED(p) = n
(2)
|H〉 + n
(3)
|+〉 + n
(3)
|0〉
+ 2n(3)EC + 3n
(2)
EC + 7
3 + 72 + n(D)23 , (63)
where n(2)|H〉 is obtained from Eq. (29). Using Eq. (63)
we obtain
n
(3)
gMEKED =
4n(T )g23ED(p) + 2n
(3)
|+〉 + n
(3)
|0〉 + 48(73) + 177n
(3)
EC
a
(3)
MEKED(p)
,
(64)
where a(3)MEKED is the acceptance probability of the level-
3 MEK circuit when the level-2 |H〉 states (teleported to
level-3) are obtained from our error detection scheme.
E State vector simulations
Here we describe how we simulate each |H〉 state prepa-
ration and MEK magic state distillation circuit. A
common method for simulating fault-tolerant error-
correction is to apply the Gottesman-Knill theorem
to track how Pauli errors propagate through stabilizer
circuits. However, unlike error-correction, circuits for
magic state preparation and distillation contain non-
Clifford gates that map Pauli errors outside the Pauli
group, complicating the analysis. Since all of the cir-
cuits we consider act on relatively few qubits, we use the
Qiskit state vector simulation [45] to accurately track
error propagation through non-Clifford gates.
Each gate, preparation, idle and measurement loca-
tion is subject to Pauli channel errors whose probabil-
ities are functions of the physical error rate p that are
determined by the noise model at level-1 and the log-
ical error probabilities of fault-tolerant gates at level-2
and above (see Section 2). For each value of p, we run
between 106 and 108 Monte-Carlo samples, where each
sample draws an error at each fault location. The cir-
cuits are composed with an ideal decoder so that the
output state is one or two physical qubits for state
preparation or distillation, respectively. The output for
each sample i is a pure state vector |ψi〉 and a measure-
ment record mi on which we post-select.
For simulations of |H〉 state preparation, we compute
overlaps 〈ψi|P |ψi〉 for each Pauli P to determine the
logical error class, since in this case the logical error is
always of this form after ideal decoding. However, for
the MEK distillation protocol there are additional fail-
ure modes. For example, the two output qubits can be
in a maximally entangled state. This can be seen by
placing Y errors on the fourth and seventh |H〉 states,
which corresponds to failures of the first T gate and
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third T † gate. Therefore, we solve for Pauli channel
parameters using an estimate of the output density ma-
trix ρ˜ ≈ ∑i |ψi〉〈ψi|. First, we compute the reduced
state ρ = Tr2ρ˜ of one output qubit. Next, we model
the output state as a Pauli channel applied to the state
ρH = |H〉〈H|,
E(ρH) = (1− px − pz)ρH + pxXρHX + pzZρHZ
(65)
= 1
2
√
2
(
1 +
√
2− 2px 1− 2pz
1− 2pz −1 +
√
2 + 2px
)
.
(66)
For the parameter ranges we considered, we can solve
for the Pauli channel parameters in terms of the matrix
elements of ρ,
px =
1 +
√
2− 2√2ρ00
2 (67)
pz =
1− 2√2ρ01
2 . (68)
We substitute these parameters back into the model
and verify the density matrices are equal to machine
precision.
The logical error probabilities and rejection probabil-
ities are fit to functions of the physical error p. State
preparation results are summarized in Table 4 and dis-
tillation results in Table 5. For the second round of
distillation, the O(p4) contribution to the logical error
is too small to observe with 108 Monte-Carlo trials, so
we do two such simulations. The first case uses ideal |H〉
states and noisy stabilizer operations, while the second
case uses noisy |H〉 states and ideal stabilizer opera-
tions. We simulate the second case at higher physical
error rates to estimate the coefficient of the O(p4) term.
Finally, we approximate the logical error rate and ac-
ceptance probability of the noisy circuit as a piecewise
function (see the caption of Table 5).
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Concatenation Pr[accept] Pr[mal(l)E |G, p]
l = 1 (1− p)75 (9.95, 4.41, 7.87)p2
l = 2 (1− 3000p2)200 (1.26, 0.0627, 1.09)× 109p4
l = 2∗ 1− 3.67p− 2.67× 103p2 (5.14, 0.33, 2.26)× 104p4
l = 3 1− 84.3p+ 1.60× 106p2 − 9.41× 109p3 (1.23, 0.0555, 1.16)× 1024p8
l = 3∗ 1− 84.3p+ 1.60× 106p2 − 9.41× 109p3 (1.24, 0.0683, 1.17)× 1024p8
Table 4: State vector simulation results for |H〉 state preparation circuits using error-detection. The error probabilities (px, py, pz)
are given as functions of p for each error type E ∈ {X,Y, Z}. The entires marked with (∗) use error-detection circuits for level-1
stabilizer operations (only in the |H〉 state preparation circuit). The acceptance probabilities are for the level-l circuit and do not
include rejections at lower levels of concatenation. The expressions are all approximations computed using a standard non-linear
fitting method, and coefficients are rounded to three digits. The level-3 expressions are valid for p ≤ 4 × 10−4. We notice that
both level-3 error polynomials are similar. This is due to the fact that errors arising from the level-2 |H〉 states have a much smaller
contribution to the overall logical error rate compared to the Clifford operations.
Circuit Pr[accept] Pr[mal(l)E |G, p]
hybrid, l = 3 1− 3.45× 1020p6 (0.812, 1.68)× 1026p8
round-1, l = 2 1− 32.2p+ 2.24× 104p2 − 2.37× 109p3 (150, 152)p2 + (1.01, 2.00)× 1011p4
round-2, l = 3, ideal |H〉 1− 6.50× 1027p8 (1.43, 2.43)× 1026p8
round-2, l = 3, ideal stabilizer∗ 1− 1.47× 103p2 (1.97, 1.84)× 105p4
round-3, l = 3 1− 8.00× 1027p8 (2.00, 3.04)× 1026p8
Table 5: State vector simulation results for Meier-Eastin-Knill distillation circuits. The error probabilities (px, pz) are given as
functions of p for each error type E ∈ {X,Z}. The expressions are all approximations computed using a standard non-linear fitting
method, and coefficients are rounded to three digits. The expressions are valid for p ≤ 2 × 10−4, except for (∗) which is valid
for p ≤ 5 × 10−3. For round-2, we combine the two results in the table into the following optimistic piecewise approximation:
Pr[accept] ≈ 1−max(1.47× 103p2, 6.50× 1027p8) and Pr[mal(l)E |G, p] ≈ (1.97, 1.84)× 105p4 + (1.43, 2.43)× 1026p8.
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